Abstract: Future requirements for design technology are always uncertain due to changes in process technology, system implementation platforms, and applications markets. To correctly identify the design technology need, and to deliver this technology at the right time, the design technology community -commercial vendors, captive CAD organizations, and academic researchers -must focus on improving design technology time-to-market and quality-of-result. Put another way, we must address the well-known Design Productivity Gap by addressing the Design Technology Productivity Gap. The future of design technology is most uncertain in the physical implementation space, where many complexities must be managed without sacrificing system value or turnaround time. This talk will begin with examples of changes in methodology and design tool infrastructure needed to support future physical implementation. Then, recent initiatives in the MARCO Gigascale Silicon Research Center (GSRC) are described which support the design technology and designer communities in creating the right design technology when it is needed.
ing" mindsets must give way to more relevant "shaping" that integrates with wire planning and timing optimization to yield zero-whitespace, zero-overlap results [17] . (3) When block areas and timings are not yet fixed, global interconnect plans must support design changes smoothly. More generally, optimization under design changes or under incomplete design information becomes more critical [12, 18] 
. (4)
The synthesis, place and route (SP&R) back end must be highly controllable and handle constraints well. For example, if a local routing resource has been used by a noise-sensitive global bus, the back end must work around this. (5) Since there is always a chicken-egg problem for top-down planning, estimators that drive initial synthesis and budgeting must always be improved (e.g., [6, 111) .
The high-level observation is that future methodology variants require push-button back-end SP&R. Thus, the most interesting implication of "back-end design convergence " is that synthesis, place and route -along with such supporting technology as extraction and static timing analysis -become commoditized (just like delay calculation or Verilog simulation today). Moreover, individual point tools become less valuable as integration becomes the driving consideration. Example 2: Design-Manufacturing Interface. Future design technology must address both random and systematic variabilities, with the latter encompassing intrinsic layout-pattem dependent and exposuresystem dependent effects (iso-dense or lens aberration impacts on device and interconnect CDs) as well as dynamic effects (temperature, V d d , etc.). Two examples come from use of aperture and phase in optical lithography to make sub-wavelength feature sizes. (1) Changing aperture to correct for line-end shortening, corner rounding, etc. implies more complicated mask shapes in the form of optical proximity correction (OPC). OPC affects data volumes and DRC, but more critically impacts mask writing and inspection costs. For example, future design technology must allow "function-aware" OPC that is applied only as needed (e.g., to features in critical paths which require better CD control). This entails passing performance analysis and functional intents from logic-layout synthesis to physical verification. Required flow integrations must span library creation, detailed routing and physical verification (e.g., so that an optical correction is not made independently by several tools, leading to an incorrect result). ( 2 ) Changing phase to improve contrast and resolution is achieved by phase-shifring masks (PSM) 1221, which exploit destructive cancellation of diffraction to create more perfect contrasts between light and dark regions on the wafer. Since 1999, the ITRS has specified PSM as a required technology solution that enables Roadmap acceleration (cf. physical bottom gate length in logic, and transistor densities, in the 2000 ITRS ORTCs, Figure 1 ). With PSM, certain DRC-correct layouts cannot be manufactured, because legal assignment of (e.g., 0 and 180) phases in the mask is impossible [20] . Such phase conflicts must be addressed by moving and/or widening some subset of layout features. To maintain back-end layout productivity as well as the layout reuse inherent in, e.g., standard-cell methodology, responsibility for PSM must be distributed across a highly-integrated toolset that spans library creation, full-custom layout support, technology migration, and standardcell place and route.
Other facets of the design-manufacturing interface also present challenges to future design technology. For example, (3) pattern densify variation causes dishing of inter-layer dielectrics in chemicalmechanical planarization. With copper interconnect, this is particularly troubling since copper is so soft; the 2000 ITRS therefore has copper dishing and thinning as a fundamental process parameter. At the device level, uneven layout density can result in contact overetch and uneven vapor deposition. The solution is to introduce extra dummy fill to make the process result more uniform. This must not only be driven by the best possible models of the manufacturing process, but flow issues abound: (i) dummy metal fill will change RC extraction results, and must be accounted for in the upstream timing verification before the layout goes to physical verification; and (ii) data volumes and design hierarchies must be maintained. Just as with OPC and PSM, dummy fill requires a complete, integrated, front-to-back solution.
The design-manufacturing interj+ace brings design technology much closer to the foundry and capital investment. Tight links with process development and the mask industry must be made, e.g., to transmit functional information to mask writing, inspection and verification, and cost models back up to the design tools. Traditional "physical verijcation" will become embedded all the way up to library creation, logic synthesis, and place-and-route. Unified, frontto-back solutions will win.
The Challenge: Too Many Challenges. The above are are only a small sampling of the technical, integration, and cross-domain challenges that face future design technology. The key conclusion is that there are too many critical challenges for the design technology community to solve with its available resources.
2
This section develops the concept and implications of the Design Technology Productivity Gap. We start with five observations.
The Design Technology Productivity Gap
0 First, the famous Design Productivity Gap (Figure 2) states that the number of available raw transistors increases by %%/year while the designer's capability to design them grows by only 2l%/year. 'STRJ (Japan Semiconductor Technology Roadmap) colleagues have performed one such analysis. Under current productivity growth rate assumptions, 94% of the die will be populated with memory in 2014 if design effort is to remain at current levels.
e Fifth, we recall the economic need for high-volume, high-value designs ("keeping the fabs full"). If high-value designs cannot be created quickly enough, then the semiconductor industry must attempt workarounds. For example, platform-based SOC design (cf. [IO] and work of Keutzer, Malik, Sangiovanni-Vincentelli et al. in the MARCO GSRC) attempts to realize a handoff level between architecture and microarchitecture. In the platform-based approach, "front end" compilation of application down to architecture goes hand in hand with microarchitecture serving as the compiled abstraction of the silicon process. Where traditional structured-custom design creates a unique mapping of each microarchitecture to silicon (i.e., a unique chip with unique CAD), platform-based design allows compilation of entire application families (e.g., 3G wireless) down to a single platform. Such approaches, if successful, would be high value for the system house, but incompatible with traditional design technology and ASIC business models. On the other hand, platform-based approaches may be unsuccessful because they again leave quality and value on the table.4 Observation 5: Ifthe "plarform-based" design productivity workaround succeeds, it will be will at the cost of design technology's inherent value. On the other hand, platform-based design can fail if it unacceptably compromises design value.
Design productivity cannot be separated from design quality. Hence, there is no shortcut or workaround: we truly require design technology to deliver high-value silicon with low design cost. This brings us back to the Challenge above: Too many challenges, too few resources.
Initiatives within the MARCO GSRC

The Calibrating Achievable Design (C.A.D.) theme in the MARCO GSRC [4] identifies the Design Productivity Gap with the Design
Technology Productivity Gap. Aspects of this gap include:
e Design technology lacks a clear industry-wide R&D agenda (e.g., a "roadmap").
e There is a long time-to-market (up to 5-7 years to transfer leading-edge publications to production flows), which forces designers to battle today's design problems using yesterday's design technology.
e There are few means of assessing quality-of-result, e.g., it is difficult to evaluate the impact of new tools on the overall design process, and published descriptions are insufficient for replication or even comparison of algorithms. When R&D cannot identify, evaluate or reuse the design technology leading edge, research and innovation become stalled.
Corresponding causes of the design technology gap include:
Lack of roadmapping with respect to the ITRS and applications markets.
Lack of "Foundation CAD-IP": interoperable, reusable, commodity infrastructure upon which new design technology can be built.
Relative over-resourcing of non-strategic, de facto commodity technology (e.g., GDSII or SPICE format readerdwriters, delay calculators, netlist partitioners, etc.) -and a concomitant lack of maturity with respect to control and strategic-vs.-commodity distinctions.
Lack of standard metrics and benchmarks for design technology.
4Notably, the platform-based approach faces challenges for very low-power, very highthroughput applications. For example, J. Rabaey and colleagues have documented well over IoOOx quality differences (MOps/mW) between dedicated hardware and. e.g., embedded low-power StrongARM core.
We believe that mature, coopetive (= competitive + cooperative) cultures and shared, open infrastructures that lead to improved specification, creation and delivery of design technology. To make this more concrete, we focus on (1) criteria that apply to any technology delivery, namely, time-to-market and quality-of-result (QOR), and on (2) three basic questions that pertain to the design technology life cycle. Did we really solve the problem (i.e., QOR)? Did the design process improve? In other words, we must be able to measure our progress.
The remainder of this paper describes three initiatives whose goal is to enable the design technology community to answer these questions.
Technology Extrapolation
What will the design problem look like? [29] and Sai-Halasz [28] . More recent efforts include GENESYS [27] , RIPE [26] and BACPAC [30] , along with Roadmap-related efforts [ 161 and innumerable internal projects throughout industry and academia. Typically, each system provides a plausible "cycle-time model" and estimates of die size and power dissipation, based on a small set of descriptors spanning device/interconnect technology through system architecture. We observe that (i) these systems are often incomparable, (ii) they are "hardcoded" (hence it is difficult to assess their quality and to explore changes through modeling choices), and (iii) their development has entailed a near-total duplication of effort. These observations motivate efforts toward an entirely new level of technology extrapolation capability. The GSRC Technology Extrapolation (GTX) system [5] has been developed with the goals of flexibility, quality and prevention of redundant effort in mind. GTX addresses these goals by providing an open, portable framework for specification and comparison of alternative modeling choices. A fundamental design decision in GTX is to separate model specifications from the derivation engine. This separation is achieved by a human-readable ASCII grammar. As domain-specific knowledge is represented independently of the derivation engine, it can be created and shared by multiple users. Additional extension mechanisms allow specialized prediction methods, technology data sets, and even optimization engines to be encapsulated and shared within GTX; this further reduces the amount of effort that is diverted from actual creation of best-possible prediction models. ' For example: Should EDA tools focus on support of dynamic logic synthesis at sub-1 volt supplies Should detailed routers be made PSM-aware? Should circuit design techniques address single-event upsets? Our claim is that in avoiding misguided development efforts, better focus and productivity of the design technology will be achieved.
'
The GTX framework has prompted development of new SO1 and bulk Si device models; models for global interconnect optimizations (incorporating repeater staggering and bus swizzling, shield insertion, etc.), global RLC interconnect delay, and coupling noise; yield and cost models for logic and DRAM; manufacturing variability models; etc. These models, along with studies of power dissipation, delay uncertainty, clock skew, etc. have been released in open-source form along with the GTX system itself. Other efforts have developed design-specific interconnect process optimizations that are based on new models of routability and layer assignment calibrated to industry place-and-route results. A long-term goal is for the (open source, multi-platform) GTX release to literally provide a "living roadmap"
(including core portions of the ITRS, as feasible) that extrapolates manufacturing and design technologies and their implications in a transparent, self-consistent way.
CAD-IP Reuse
How can we quickly develop the right design technology so that it is available at the right time? As noted above, the "time-to-market" for new design technology -from understanding the design problem to integration of a new solution in mainstream flows -can span several process generations and the birth and death of entire electronics markets. Our goal is to facilitate the development and deployment of new design technology via (i) new IT infrastructure to enable "intellectual property reuse" in the algorithms area, (ii) "social engineering" within the R&D community, and (iii) fundamental technical advances in multiple application domains. An underlying tenet is that uniform representations, appropriate levels of generalizability and reusability, and careful substantiation of effectiveness can facilitate exponential improvements in both the quality and the development time of complex algorithm implementations that are built today.
The need to improve effectiveness of CAD algorithms research is seen not only within phrases such as "design productivity gap", but in more concrete ways as well.
(1) At a more technical level, fragmentation of research across too many subcommunities creates a need to regain a well-defined "leading edge": indeed, the 1999 Design Automation Conference instituted a new topic area, TO.l: Fundamental CAD Algorithms. (2) At the level of individual problem formulations (specifically, hypergraph bipartitioning), [7] notes cases of undocumented implementation decisions that can change quality of result by 400+%, and the existence of recent works that report 1O00+% differences in solution costs returned by implementations of the same well-known algorithm.
Why Reuse? The standard criteria for technology delivery are timeto-market and quality-of result achieved within given resource constraints. We observe that all of these criteria strongly motivate a culture of reuse throughout the design technology community.
0 With respect to time-to-market, design technology productivity improves with better software development processes: "expected" time-to-market grows with project risk, which in turn typically grows with the amount of code that must be written from scratch. Hence, if it is feasible to cheaply reuse existing codes that have documented performance and a history of successful reuse, risk can be lowered, reducing time-to-market even if some new features or interfaces need to be added.
0 With respect to quality-of-result (QOR), even the measurement of QOR requires deep knowledge about algorithms and software tools, including common benchmarks, evaluation methodologies, known-good performance results, etc. This leads us to consider a generalized form of reuse, beyond mere code reuse: i.e., reuse of intellectual property in CAD ("CAD-IP reuse").
The above-cited analysis of hypergraph partitioning [7] shows what can happen when any aspect of the "leading edge" is unclear. Reinforcing the trends noted in Section 1, we strongly believe that resource imperatives alone will force data models, polygon database implementations, placers and routers, etc. to inevitably evolve into non-differentiating, commoditized (and nearly free)"foundation IP" (following the course of operating systems, data structures or GUI components before them). Such an evolution of the design technology community is consistent with both the culture of coopetition (cf. the history of semiconductor manufacturing and consortia such as SEMATECH) and the impetus toward disaggregation (limited resources are allocated to where they add the greatest value). In summary, (free) intellectual property (including software) reuse has positive impact on all aspects of design technology productivity: time-to-market, quality-of-result, and effective use of given R&D resources. The design technology community requires an adequate level of software reuse, as well as IP reuse in the form of convenient and consistent evaluation methodologies to identify the best available solutions for important problems. Without such infrastructure and practices, the field is hobbled by unnecessary barriers to research progress, as well as unnecessary barriers to the identification and adoption of appropriate research results for use within production design tools and methodologies.
The IP Reuse Paradigm, and CAD-IP. There are strong links between between our proposed objectives and mechanisms, and the successful paradigm of intellectual property (IP) reuse. This can be seen via a simple analogy between desigdimplementation of hardware and desigdimplementation of applied algorithms. In the (VLSI) design context, the two key goals are time-to-market and quality-of-result. Challenges to design success therefore arise from the increasingly complex electrical engineering, optimization and constraint satisfaction problems that are inherent in the design process. Mistakes become very costly, yet almost inevitable. To make matters worse, the complexity of verification and test grows relative to that of other design tasks, The classic response to the VLSI design complexity challenge is design IP reuse, which includes (i) modular design IP explicitly created for reuse, (ii) formal or informal certification and "socketization" of modular IP, (iii) "matching services" that connect IP providers with prospective users, and (iv) IP protection (for commercial applications).
For VLSI CAD tools providers -i.e., the innovators, packagers and purveyors of applied algorithmics results -the goals and challenges are strikingly similar to those faced by VLSI designers: timeto-market (publication, graduation) and quality-of-result are hampered by the complexities of optimization, constraint satisfaction and software engineering. (Accounts of 7-year development cycles from "research result" to "production tool" are not uncommon.) Mistakes can be show-stoppers since verification and test of both software systems and optimization heuristics are poorly understood. To successfully respond to these challenges, we propose that the (VLSI CAD) applied algorithmics community adopt (CAD-)IP reuse.
Just as a design IP has many dimensions (test harness, simulation vectors, library/technology files, constraints, layout geometries, etc.), so does CAD-IP. In reference [8], we have recently identified the following components of CAD-IP. (1) Data models that provide consistent semantics and structuring of data along different steps of design flows (ideally with an accompanying canonical API). (2) Mathematical problem formulations for optimization and constraint satisfaction that isolate the fundamental difficulties in particular design tasks, and that encourage reuse of solvers. It is important to realize that neither source codes nor executables, nor the traditional medium of written algorithm descriptions (e.g., 6 pages of 2-column 9-point format in a proceedings) dominates CAD-IP. Driving testcases, a range of executables that goes beyond only solvers, appropriate use models and evaluation methodologies are all critical enablers to the IP reuse that can restore efficient progress of the field.
The GSRC Bookshelf.
We have developed over the past 12 months a prototype instantiation of a "new publication medium" in the VLSI CAD domain, under the auspices of the MARCO GSRC. The resulting GSRC Bookshelf of Fundamental CAD Algorithms has been a valuable testbed for evaluating the strength of various social and cultural barriers, as well as our assessments of infrastructure priorities. The Bookshelf project maintains an active presence on the Web (see http: //gigascale. org/bookshelf), which is currently focused on algorithm implementations, evaluation and related information. Slots in the MARCO GSRC Bookshelf are listed at http: //gigascale. org/bookshelf/Slots/.' A number of leading-edge implementations are freely available at the Bookshelf site, accompanied with performance results on standard benchmarks.'
Design Process Instrumentation and Optimization
Did we really solve the problem? Did the design process improve? In automobile, steel, and even semiconductor manufacturing industries, process optimization is a well-established precept. However, before a process can be optimized on a continuous basis, it must first be measured. We observe that in contrast to other industries, today there are no standards or infrastructure for measuring and recording the semiconductor design process. Hence, today's design processes tend to be temporary solutions, unique to individual projects and created based on the intuition of senior engineers. Such solutions typically last for one project only, while the basic problem of unpredictable design success remains unaddressed. In this regime, a product team cannot quantify inefficiencies in its design process, and subjective opinions are formulated as to why a given project failed or SUC- ceeded (e.g., failure may be generically blamed on "lousy CAD tools" or "inexperienced design team"). Two fundamental gaps prevent measurement of the design process.
Data to be measured is not available.
Most visibility into EDA tools is via log files that are typically created by R&D developers for their own use; these vary wildly across different vendors and offer little insight into "what the tool is thinking" or what aspects of the input instance were critical to success/failure.
We do not know all the data that should be measured. Some metrics of tool performance or design artifacts are "obvious", e.g., number of placeable objects, number of unroutes after detailed routing, maximum negative slack over all timing paths, etc. Other metrics are less obviously useful, e.g., it is not clear whether the number of literals after logic optimization has any relationship to the quality of the resulting netlist from a physical implementation perspective. Finally, still other metrics are impossible to discern a priori, e.g., perhaps it is the number of spec changes that is the best indicator of project outcomes.
We see that designers cannot obtain necessary design process data because EDA vendor tools do not report the data. On the other hand, EDA vendors do not necessarily know which data is useful to report. These gaps prevent designers and project managers from finding and correcting inefficiencies in their design processes. Measurement infrastructure is a necessary condition for measuring, then improving. The GSRC METRICS initiative [4, 131 provides the following open standards and infrastructure (see Figure 3 ).
Standard generic tool metrics, as well as standard domainspeciJic tool metrics (e.g., for front-end simulation, timing optimization or P&R), that the design technology community can standardize on. Unified naming and semantics of common metrics allow multiple tool developers to report metrics according to the same meanings and conventions.
Standard system components such as XML (extended Markup Language) based metrics transmitters, an Oracle8i-based data warehouse with a standard metrics schema, and Java implementation of a metrics server. This infrastructure enables design process data collection in a "no more log files'' manner: design tools and flow scripts transparently write into the design process data warehouse over an interhntranet, via METRICS-specific standard XML.
Examples of useful datamining or statistical analyses and reports that have been developed on top of an existing METRICS system implementation.
From a project management perspective, the METRICS system offers the potential for (i) accurate resource prediction at any point in the design cycle, (ii) correct go / no-go decisions for projects at earliest possible junctures, (iii) accurate project post-mortems, and (iv) optimization of future projects based on past results. From a tool development perspective, benefits include: (i) methodology for continuous tracking data over the entire lifecycle of instrumented tools, (ii) more efficient analysis of realistic data, and real benchmarking via standardized metrics, (iii) easier identification of key design metrics and their effects on tools, as well as design-process relevant optimization objectives, and (iv) identification of tool "sweet spots" (i.e., appropriate field of use) and critical instance attributes. METRICS is not limited to recording of tools-specific or design instance-specific attributes: it includes other design process-related metrics, such as communication The well-lamented Design Productivity Gap is actually identifiable with the Design Technology Productivity Gap. To solve this, the design community must be able to correctly identify the design technology need, and to deliver this technology at the right time with quantified impact. Three recent initiatives in the MARCO Gigascale Silicon Research Center (GSRC) support the design technology and designer communities in reaching these goals. We believe that the following impacts are possible. (1) Accurate roadmapping (technology extrapolation) can help focus already-strained R&D resources onto the most important problems facing the design technology community. (2) Reusable, commodity, foundation CAD-IP (including data models and access methods, intermediate format readerdwriters, vertical benchmarks etc.) and accompanying academic publication standards can reduce time-to-market of new design technology, better leverage available R&D and academic resources, and increase the "searched solution space" of design processes through more mix-andmatch flow optimizations. Infrastructure such as the Bookshelf can provide new conduits for industry to induce more relevant academic research. (3) Design tool and process metrics, design process instrumentation, and continuous process improvement can additionally improve the "searched solution space" of flow and process optimizations.
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